| Specifications | Microsoft Word - app-note_PCIE-TH_pci-express-gen3_final-09-20-2011.doc coreyk |
| Business section |
|
|
|
|
|
||||||||||||||||||||||||||||||||||
|
|
|
|
|
||||||||||||||||||||||||||||||||||
| Specifications | Microsoft Word - app-note_PCIE-TH_pci-express-gen3_final-09-20-2011.doc coreyk |
| Business section |
| Specifications | Microsoft Word - app-note_PCIE-TH_pci-express-gen3_final-09-20-2011.doc coreyk |
| Outline | PCIE-TH Series Final Inch™Designs in PCI Express ApplicationsGeneration 3 - 8.0 GT/s COPYRIGHTS, TRADEMARKS, and PATENTS Terms of Use Disclaimer Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model Figure 1 PCI Express 8 .0 GT/s Test Configuration Abstract Introduction The PCI Express Specification The Simulation Model The Simulation Environment Compliance Eye Mask Compliance Measurements Conclusions |
| Suggested Link Details/Purchase | |
| Content | Application Note Series: PCIE-TH Standard: PCI Express, Generation 3, 8 GT/s Revision Date: 9/20/2011 Copyright 2005 Samtec/Teraspeed 5 For sweep configuration #3 additional simulations were performed with the addition of a 200 nF DC blocking capacitor, to additional model signal quality degradation. All traces were modeled as microstrip on FR4 with the following parameters, and converted to 100 mil per-unit-length s-parameters for use in model concatenation: x FR4 is modeled using a Djordjevic-Sarkar causal model that has a broadband response that is faithful to measured results from DC to greater than 20 GHz, using the following parameters: o Er = 4.2 @ 1 GHz o Loss Tangent = 0.02 @ 1 GHz x Copper is modeled as follows to reflect the reduced conductivity of copper foil used in PCB fabrication, along with the additional surface roughness for proper adhesion: o Conductivity = 4.5 S-m o Surface roughness = 0.6 micron x Traces are differential microstrip with the following geometry: o 100 ohm differential impedance o 4.25 mil trace width o 2 mil trace copper thickness o 10 mil center-to-center spacing o 4.4 mil FR4 dielectric thickness o No differential coupling to neighboring differential channels These parameters reflect typical trace geometries and material parameters used in Samtec Final Inch™ test boards. Other trace geometries or materials will lead to different results than shown here. However, if reasonable care is made to stay well within the design space and guidelines provided in this document, it is possible to build robust PCIE 8.0 GT/s channels with limited additional simulation verification. |
| Navigation | Previous Page / Next Page |
| Following Datasheets | app-note_PCIEC-1meter_pci-express-gen2_web (17 pages) app-note_PCIE_pci-express-gen2_web (17 pages) app-note_QMS-QFS-16mm_pci-express-gen2_web (16 pages) app-note_QxE-DP-16mm_pci-express-gen2_web (16 pages) app-note_QxH-DP-16mm_pci-express-gen2_web (16 pages) app-note_RU8-30mm_pci-express-gen2_web (16 pages) app-note_xilinx-rocketIO-MGT_with_QxE-FI_EQCDandEQDP_web (10 pages) app_notes_ULN (4 pages) app10_xaui_DPAx (11 pages) Apparent_Impedance_Webinar_062205_rev1 (91 pages) |
Check in e-portals |
World-H-News Products Extensions Partners Automation Jet Parts |
| Sitemap Folder | group1 group2 group3 group4 group5 group6 group7 group8 group9 group10 group11 group12 group13 group14 group15 group16 group17 group18 group19 group20 group21 group22 group23 group24 group25 group26 group27 group28 group29 group30 group31 group32 group33 group34 group35 group36 group37 group38 group39 group40 group41 group42 group43 group44 group45 group46 group47 group48 group49 group50 group51 group52 group53 group54 group55 group56 group57 group58 group59 group60 group61 group62 group63 group64 group65 group66 group67 group68 group69 group70 group71 group72 group73 group74 group75 group76 group77 group78 group79 group80 group81 group82 group83 group84 group85 group86 group87 group88 group89 group90 group91 group92 group93 group94 group95 group96 group97 group98 group99 group100 Prewious Folder Next Folder |
