Specifications | |
Business section |
|
Specifications | |
Outline | OPB Monitor BFM Introduction Features More Information Implementation MPD Parameters Revision History |
Suggested Link Details/Purchase |
|
Content | DS130 (v2.0) April 30, 2004www.xilinx.com1 Product Overview1-800-255-7778 ©2004Xilinx,Inc.Allrightsreserved.AllXilinxtrademarks,registeredtrademarks,patents,andfurtherdisclaimersareaslistedathttp://www.xilinx.com/legal.htm.Allother trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice. NOTICEOFDISCLAIMER:Xilinxisprovidingthisdesign,code,orinformation asis. Byprovidingthedesign,code,orinformationasonepossibleimplementationofthisfeature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may requireforyourimplementation.Xilinxexpresslydisclaimsanywarrantywhatsoeverwithrespecttotheadequacyoftheimplementation,includingbutnotlimitedtoanywarranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose. Introduction TheCoreConnectToolkitOPBMonitorBusFunctional Modelisasimulationhardwarecomponentthatconnectsto the OPB and continuously samples the bus signals. Themonitorchecksforbuscomplianceorviolationsofthe OPBarchitecturalspecificationsandreportswarningsand errors. Features •Xilinx OPB bus interface •Checks for bus compliance or violations •Reports warnings and errors •BehaviorconfiguredinaBusFunctionalLanguage (BFL) file More Information FordetailedinformationontheIBMOPBBusFunctional ModelToolkit,youmayregisterfortheCoreConnectLounge ontheXilinxwebsitetogetaccesstotheIBMCoreConnect documentation. 0 OPB Monitor BFM DS130 (v2.0) April 30, 200400Product Overview Core Facts Core Specifics Supported Device FamilyAll Version of Coreopb_monitor _bfm v1.00.a Resources Used MinMax I/ON/AN/A LUTsN/AN/A FFsN/AN/A Block RAMsN/AN/A Provided with Core DocumentationThis document Design File FormatsVHDL Constraints FileN/A VerificationN/A Instantiation Template N/A Reference DesignsNone Design Tool Requirements XilinxImplementation Tools EDK 6.2 or later ISE 6.2 or later VerificationN/A SimulationModelSim SE/EE 5.6e or later SynthesisN/A Support Support provided by Xilinx, Inc. Discontinued IP |
Navigation | Previous Page / Next Page |
Following Datasheets | opb_opb_lite (6 pages) opb_pci (70 pages) opb_pci_arbiter (9 pages) opb_plbv46_bridge (12 pages) opb_sdram (32 pages) opb_spi (31 pages) opb_sysace (11 pages) opb_timebase_wdt (9 pages) opb_timer (13 pages) opb_uart16450 (15 pages) |
Check in e-portals | World-H-News Products Extensions Partners Automation Jet Parts |
Sitemap Folder | group1 group2 group3 group4 group5 group6 group7 group8 group9 group10 group11 group12 group13 group14 group15 group16 group17 group18 group19 group20 group21 group22 group23 group24 group25 group26 group27 group28 group29 group30 group31 group32 group33 group34 group35 group36 group37 group38 group39 group40 group41 group42 group43 group44 group45 group46 group47 group48 group49 group50 group51 group52 group53 group54 group55 group56 group57 group58 group59 group60 group61 group62 group63 group64 group65 group66 group67 group68 group69 group70 group71 group72 group73 group74 group75 group76 group77 group78 group79 group80 group81 group82 group83 group84 group85 group86 group87 group88 group89 group90 group91 group92 group93 group94 group95 group96 group97 group98 group99 group100 Prewious Folder Next Folder |