DS473 OPB Interrup Controller DS473 OPB Interrup Controller DS473 OPB Interrupt Controller,Xilinx,IP

We use cookies to personalise content and ads, to provide social media features and to analyse traffic. We share info about use of our site with social media, ads and analytics partners. By continuing to browse you are agreeing to use of cookies. See details or close this message.

Page

/21

100%

Specifications	DS473 OPB Interrup Controller DS473 OPB Interrup Controller DS473 OPB Interrupt Controller,Xilinx,IP,Cores Xilinx, Inc
Business section

0 OPB Interrupt Controller (v1.00c) DS473 December 1, 200500Product Specification DS473 December 1, 2005www.xilinx.com1 Produ

Specifications	DS473 OPB Interrup Controller DS473 OPB Interrup Controller DS473 OPB Interrupt Controller,Xilinx,IP,Cores Xilinx, Inc
Outline	OPB Interrupt Controller (v1.00c) Introduction Features Functional Description Interrupt Controller Overview Interrupt Controller Organization Programming Model Register Data Types and Organization IntC Registers Programming the IntC Implementation I/O Summary Parameterization Core Usage in EDK Design Implementation Device Utilization and Performance Benchmarks Revision History
Suggested Link Details/Purchase
Content	0 OPB Interrupt Controller (v1.00c) DS473 December 1, 200500Product Specification DS473 December 1, 2005www.xilinx.com1 Product Specification © 2005 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice. NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information as is. By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implemen- tation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this imple- mentation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose. Introduction An Interrupt Controller is composed of a bus-centric wrapper containing the IntC core and a bus interface. The IntC core is a simple, parameterized interrupt controller that, along with the appropriate bus interface, attaches to the OPB (On-chip Peripheral Bus) Bus. It can be used in embedded PowerPC™ systems (Virtex-II Pro devices), and in MicroBlaze™ soft processor systems. In this document, IntC and Simple IntC are used interchangeably to refer to functionality or interface signals common to all variations of the Simple Interrupt Controller. Features •Priority between interrupt requests is determined by vector position. The least significant bit (LSB, in this case bit 0) has the highest priority. •Modular design provides a core interrupt controller functionality instantiated within a bus interface design •OPB v2.0 bus interface with byte-enable support (IBM SA-14-2528-01 64-bit On-chip Peripheral Bus Architecture Specifications, Version 2.0) •Supports data bus widths of 8-bits, 16-bits, or 32-bits for OPB interface •Number of interrupt inputs configurable up to the width of data bus LogiCORE™ Facts Core Specifics Supported Device Family QPro™-R Virtex™-II, QPro Virtex-II, Spartan™-II, Spartan-IIE, Spartan-3, Spartan-3E, Virtex, Virtex-II, Virtex-II Pro, Virtex-4, Virtex-E Version of Coreopb_intcv1.00c Resources Used MinMax I/O55116 LUTs42395 FFs63342 Block RAMs00 Provided with Core DocumentationProduct Specification Design File FormatsVHDL Constraints FileN/A VerificationN/A Instantiation TemplateN/A Reference DesignsNone Design Tool Requirements Xilinx Implementation Tools5.1i or later VerificationN/A SimulationModelSim SE/EE 5.6e or later SynthesisXST Support Support provided by Xilinx, Inc. Discontinued IP
Navigation	Previous Page / Next Page
Following Datasheets	opb_ipif (61 pages) opb_mdm (3 pages) opb_monitor_bfm (2 pages) opb_opb_lite (6 pages) opb_pci (70 pages) opb_pci_arbiter (9 pages) opb_plbv46_bridge (12 pages) opb_sdram (32 pages) opb_spi (31 pages) opb_sysace (11 pages)
Check in e-portals	World-H-News Products Extensions Partners Automation Jet Parts
Sitemap Folder	group1 group2 group3 group4 group5 group6 group7 group8 group9 group10 group11 group12 group13 group14 group15 group16 group17 group18 group19 group20 group21 group22 group23 group24 group25 group26 group27 group28 group29 group30 group31 group32 group33 group34 group35 group36 group37 group38 group39 group40 group41 group42 group43 group44 group45 group46 group47 group48 group49 group50 group51 group52 group53 group54 group55 group56 group57 group58 group59 group60 group61 group62 group63 group64 group65 group66 group67 group68 group69 group70 group71 group72 group73 group74 group75 group76 group77 group78 group79 group80 group81 group82 group83 group84 group85 group86 group87 group88 group89 group90 group91 group92 group93 group94 group95 group96 group97 group98 group99 group100 Prewious Folder Next Folder

DS473 OPB Interrup Controller DS473 OPB Interrup Controller DS473 OPB Interrupt Controller,Xilinx,IP,Cores Xilinx, Inc

DS473 OPB Interrup Controller DS473 OPB Interrup Controller DS473 OPB Interrupt Controller,Xilinx,IP,Cores Xilinx, Inc