PI6C2509-133.PMD JTHo

We use cookies to personalise content and ads, to provide social media features and to analyse traffic. We share info about use of our site with social media, ads and analytics partners. By continuing to browse you are agreeing to use of cookies. See details or close this message.

Page

100%

Specifications	PI6C2509-133.PMD JTHo
Business section

1PS8544D 11/17/09 CLK_IN AVCC VCC 2Y0 2Y1 GND GND 2Y2 2Y3 VCC 2G FB_IN AGND VCC 1Y0 1Y1 1Y2 GND GND 1Y3 1Y4 VCC 1G FB_OUT 1 2

Specifications	PI6C2509-133.PMD JTHo
Suggested Link Details/Purchase
Content	1PS8544D 11/17/09 CLK_IN AVCC VCC 2Y0 2Y1 GND GND 2Y2 2Y3 VCC 2G FB_IN AGND VCC 1Y0 1Y1 1Y2 GND GND 1Y3 1Y4 VCC 1G FB_OUT 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 Product Pin ConfigurationLogic Block Diagram 12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012 12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012PI6C2509-133 Low-Noise Phase-Locked LoopClock Driver with 9 Clock Outputs Description The PI6C2509-133 is a “quiet,” low-skew, low-jitter, phase-locked loop (PLL) clock driver, distributing low-noise clock signals for SDRAM and server applications. By connecting the feedback FB_OUT output to the feedback FB_IN input, the propagation delay from the CLK_IN input to any clock output will be nearly zero. This zero-delay feature allows the CLK_IN input clock to be distributed, providing 5 clocks for the first bank, and an additional 4 clocks for the second bank. This clock driver is designed to meet the PC133 SDRAM Registered DIMM specification. For test purposes, the PLL can be bypassed by strapping AVCC to ground. Features •Operating Frequency up to 150 MHz •Low-Noise Phase-Locked Loop Clock Distribution to meet 133 MHz Registered DIMM Synchronous DRAM module specifications for server/workstation/PC applications •Allows Clock Input to have Spread Spectrum modulation for EMI reduction •Zero input-to-output delay: Distribute One Clock Input to one bank of five and one bank of four outputs, with separate output enables •Low jitter: cycle-to-cycle jitter ±75ps max. •30-ohm on-chip series damping resistor at clock output drivers for low noise and EMI reduction •Operates at 3.3V VCC •Package (Pb-free and Green available): - 24-pin TSSOP (L) 24-Pin L 1G 5 2G CLK_IN FB_IN PLL AVCCFB_OUT 2Y[0:3] 1Y[0:4] 4 09-0006
Navigation	Previous Page / Next Page
Following Datasheets	PI6C2510-133E_2 (4 pages) PI6C4022_2 (6 pages) PI6C48533-01_2 (7 pages) PI6C48535-01_2 (5 pages) PI6C49003_2 (12 pages) PI6C49004_2 (12 pages) PI6C557-03_2 (8 pages) PI6C557-03A_2 (9 pages) PI6C557-03B_3 (9 pages) PI6C557-05_3 (9 pages)
Check in e-portals	World-H-News Products Extensions Partners Automation Jet Parts
Sitemap Folder	group1 group2 group3 group4 group5 group6 group7 group8 group9 group10 group11 group12 group13 group14 group15 group16 group17 group18 group19 group20 group21 group22 group23 group24 group25 group26 group27 group28 group29 group30 group31 group32 group33 group34 group35 group36 group37 group38 group39 group40 group41 group42 group43 group44 group45 group46 group47 group48 group49 group50 group51 group52 group53 group54 group55 group56 group57 group58 group59 group60 group61 group62 group63 group64 group65 group66 group67 group68 group69 group70 group71 group72 group73 group74 group75 group76 group77 group78 group79 group80 group81 group82 group83 group84 group85 group86 group87 group88 group89 group90 group91 group92 group93 group94 group95 group96 group97 group98 group99 group100 Prewious Folder Next Folder