ispLSI 2096VE Data Sheet

We use cookies to personalise content and ads, to provide social media features and to analyse traffic. We share info about use of our site with social media, ads and analytics partners. By continuing to browse you are agreeing to use of cookies. See details or close this message.

Page

/13

100%

Specifications	ispLSI 2096VE Data Sheet
Business section

ispLSI ® 2096VE 3.3V In-System Programmable SuperFAST™ High Density PLD 2096ve_081 Features •SuperFAST HIGH

Specifications	ispLSI 2096VE Data Sheet
Outline	Features Functional Block Diagram Description Absolute Maximum Ratings DC Recommended Operating Condition Capacitance Erase Reprogram Specifications Switching Test Conditions DC Electrical Characteristics External Timing Parameters Internal Timing Parameters Timing Model Power Consumption Pin Description Pin Configuration Part Number Description Ordering Information
Suggested Link Details/Purchase
Content	ispLSI ® 2096VE 3.3V In-System Programmable SuperFAST™ High Density PLD 2096ve_081 Features •SuperFAST HIGH DENSITY PROGRAMMABLE LOGIC —4000 PLD Gates —96 I/O Pins, Six Dedicated Inputs —96 Registers —High Speed Global Interconnect —Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc. —Small Logic Block Size for Random Logic —100% Functional, JEDEC and Pinout Compatible with ispLSI 2096V Devices —Pinout Compatible with ispLSI 2192VE •3.3V LOW VOLTAGE 2096 ARCHITECTURE —Interfaces with Standard 5V TTL Devices •HIGH PERFORMANCE E2CMOS® TECHNOLOGY —fmax = 250MHz Maximum Operating Frequency —tpd = 4.0ns Propagation Delay —Electrically Erasable and Reprogrammable —Non-Volatile —100% Tested at Time of Manufacture —Unused Product Term Shutdown Saves Power •IN-SYSTEM PROGRAMMABLE —3.3V In-System Programmability (ISP™) Using Boundary Scan Test Access Port (TAP) —Open-Drain Output Option for Flexible Bus Interface Capability, Allowing Easy Implementation of Wired-OR or Bus Arbitration Logic —Increased Manufacturing Yields, Reduced Time-to- Market and Improved Product Quality —Reprogram Soldered Devices for Faster Prototyping •100% IEEE 1149.1 BOUNDARY SCAN TESTABLE •THE EASE OF USE AND FAST SYSTEMSPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAS —Enhanced Pin Locking Capability —Three Dedicated Clock Input Pins —Synchronous and Asynchronous Clocks —Programmable Output Slew Rate Control —Flexible Pin Placement —Optimized Global Routing Pool Provides Global Interconnectivity •LEAD-FREE PACKAGE OPTIONS Description The ispLSI 2096VE is a High Density Programmable Logic Device containing 96 Registers, six Dedicated Input pins, three Dedicated Clock Input pins, two dedi- cated Global OE input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2096VE features in-system programmability through the Bound- ary Scan Test Access Port (TAP) and is 100% IEEE 1149.1 Boundary Scan Testable. The ispLSI 2096VE offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable sys- tems. The basic unit of logic on the ispLSI 2096VE device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 . C7 (see Figure 1). There are a total of 24 GLBs in the ispLSI 2096VE device. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device. The devices also have 96 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can Global Routing Pool (GRP) Output Routing Pool (ORP) Output Routing Pool (ORP) 0919/2096VE C7C4C5C6 A4A7A6A5 GLB Logic Array DQ DQ DQ DQ Output Routing Pool (ORP) Output Routing Pool (ORP) C3C0C1C2 B0B3B2B1 Output Routing Pool (ORP) Output Routing Pool (ORP) B7 B6 B4 B5 A0 A1 A3 A2 Copyright © 2004 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.August 2004 Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com Functional Block Diagram Lead- Free Package Options Available!
Navigation	Previous Page / Next Page
Suggested Link Details/Purchase

Following Datasheets	2096vl (11 pages) 209ce598-b279-4102-bb88-e7cefa29b57e (1 pages) 20ac79ba-16f5-4853-948f-f71c563c5232 (2 pages) 20clq045 (4 pages) 20G_SY-PQG208 (1 pages) 20GC001_1 (40 pages) 20GC004_1_1 (24 pages) 20GC014_Revb-1_1 (32 pages) 20GC015-1_RevB_1 (17 pages) 20gc017_1 (21 pages)
Check in e-portals	World-H-News Products Extensions Partners Automation Jet Parts
Sitemap Folder	group1 group2 group3 group4 group5 group6 group7 group8 group9 group10 group11 group12 group13 group14 group15 group16 group17 group18 group19 group20 group21 group22 group23 group24 group25 group26 group27 group28 group29 group30 group31 group32 group33 group34 group35 group36 group37 group38 group39 group40 group41 group42 group43 group44 group45 group46 group47 group48 group49 group50 group51 group52 group53 group54 group55 group56 group57 group58 group59 group60 group61 group62 group63 group64 group65 group66 group67 group68 group69 group70 group71 group72 group73 group74 group75 group76 group77 group78 group79 group80 group81 group82 group83 group84 group85 group86 group87 group88 group89 group90 group91 group92 group93 group94 group95 group96 group97 group98 group99 group100 Prewious Folder Next Folder